



# UFS 3.0 - Controller Design Considerations

Phison Electronics Corp.  
Strategic Account Manager  
Keith Tsai




## Before I Start....

1. What's the benefit of adopting UFS?
2. What's the UFS application/market?

What's the UFS3.0 requirements that controller company need to consider?

# Mobile Storage Evolution





# UFS 3.0 Controller Requirements


1. **High Throughput**
2. **Low Active Power**
3. **Low Latencies**
4. **Cost Management**
  - a) Reduced DIE Size
  - b) Support to latest 3D NAND technologies



# UFS 3.0 Controller Requirements

- 1. High Throughput**
- 2. Low Active Power**
3. Low Latencies
4. Cost Management
  - a) Reduced DIE Size
  - b) Support to latest 3D NAND technologies

# UFS 3.0 Controller Challenges





# UFS 3.0 Controller Requirements

1. High Throughput
2. Low Active Power
- 3. Low Latencies**
4. Cost Management
  - a) Reduced DIE Size
  - b) Support to latest 3D NAND technologies

# UFS 3.0 Controller Challenges



**Having in-house IPs can shape the design around these requirements**






# UFS 3.0 Controller Requirements

1. High Throughput
2. Low Active Power
3. Low Latencies
- 4. Cost Management**
  - a) Reduced DIE Size
  - b) Support to latest 3D NAND technologies



Flash Memory Summit

# Newer Process: All About the Right Balance





# Choosing the Ideal Process

EXAMPLE – Phison’s Error Correction Engine IP Study			
	Phison Gen1	Phison Gen2	Next Gen
Application	UFS 2.1 - HS G3 x1-L	UFS 2.1 - HS G3 x2-L	UFS3.0 - HS G4 x2-L
ECC Throughput (Higher than I/F)	800MB/s (800 x1)	1333MB/s (800 x1.66)	2666MB/s (800 x3.33)
Area (aprox.)	x1	x0.32	<b>x0.44</b>
Power Consumption	x1	x0.46	<b>x0.67</b>
DIE Area Cost	x1	x0.53	<b>x0.75</b>

A newer process will bring more advantages. However mask investment, wafer cost, production schedule, IP availability (if not in-house) will have to be considered



## Summary

- In device controller design, the balance between performance, power and cost is critical. A total control of the design will offer more flexibility to optimize the solution

**In-house IPs can optimize the cost and requirements**



# Join us at Booth # 614

Performance	PS8313* 3D TLC	PS8313* 3D TLC
Host Interface Mode	HS-Gear 3B <b>x1 Lane</b> ( <b>eUFS / UFS Card</b> )	HS-Gear 3B <b>x2 Lanes</b> ( <b>eUFS only</b> )
NAND Flash Configuration	2ch, 4CE @667MT/s	2ch, 4CE @667MT/s
Seq Read	530 MB/s	920 MB/s
Seq Write	400 MB/s	550 MB/s
Random Read	67,000 IOPS	67,000 IOPS
Random Write	60,000 IOPS	62,000 IOPS

\*Test with Phison Tester (No host/OS overhead)



Thank you