Session R22 x103 Timeline

• High level timeline for session R22 x103

1. Introductions, Session overview & Enabling PM Ecosystem 10mins (10 Mins of 65mins)
2. Three Speakers for 15mins each = 45mins (55mins of 65mins)
3. About 10mins of Q&A (65mins of 65mins)
Emerging Solutions for Persistent Memory

Forum R-22 Session x-103

Speakers: Cyril Gayot, Wendy Elsasser, Tom Friend, Western Digital, ARM, Toshiba Memory

Chair: Vikas Agrawal, CachePhysics
Introductions

• Vikas Agrawal – Session Chair, Founder & CTO CachePhysics

• Vikas Agrawal is founder and CTO at CachePhysics, which is developing the intelligent self learning software for accelerating applications. Vikas is a 21-year industry veteran of the Memory and Storage industry with last 5 years driving strategy and technology leadership in office of CTO at Toshiba. Vikas has split his career in deep Engineering roles together with Product Management and strategy.
Introductions

• Wendy Elsasser – Principal Research Engineer, ARM

• Wendy Elsasser has 20 years of experience in design and architecture with a focus on memory sub-systems for the last 15 years. Wendy graduated from the Georgia Institute of Technology with a bachelors in Electrical Engineering and received a masters in Electrical Engineering from the University of Illinois. She has worked in the Research group at ARM for past 3 1/2 years, specifically working on future memory systems.
Introductions

• Tom Friend - Director, Industry Standards, Toshiba Memory America

• Responsible for a team of Technology Standards specialists with a broad range of backgrounds in Cloud Storage, SSD storage devices, Data Security, and Storage Class Memory. Standards committee engagements include T10 and T13, NVMe, PCI-SIG, SATA-IO, TCG, SFF, SNIA, OSF, IDC and JEDEC. His long background in hardware and software design has made him ideal in this challenging role.
Introductions

- Cyril Guyot - Director, Software Solutions and Algorithms, Western Digital

- Cyril’s interests spans cryptography and practical security, information theory, machine learning and distributed systems. In Western Digital’s Research organization, he has been leading the Software Solutions and Algorithms team in developing novel algorithms and implementations for storage systems and persistent memory architectures.
Session Overview & Agenda

- Hardware ecosystem enabling persistent memory
  - Overview and Memory/Storage convergence – Vikas Agrawal
  - NVMe Vs NVDIMM-P implementation for persistent memory – Wendy Elsasser
  - Buses & Connectivity considerations for persistent memory – Tom Friend
  - Security considerations for persistent memory – Cyril Guyot
What is Persistent Memory??
Memory and Storage Convergence

- Volatile and non-volatile technologies are continuing to converge

Today

Memory

- DRAM
- PM*
- DRAM/OPM**
- DRAM/OPM**

Storage

- Disk/SSD
- Disk/SSD
- Disk/SSD
- Disk/SSD

New and Emerging Memory Technologies

- HMC
- 3DXPoint™ Memory
- Low Latency NAND
- HBM
- MRAM
- Managed DRAM
- RRAM
- PCM

*PM = Persistent Memory
**OPM = On-Package Memory

Source: Gen-Z Consortium 2016
Revolutionary Hardware, Software and Algorithms arriving simultaneously

Software/Programming Models

In progress

Today

Hardware

Cache Management

Applications

Middleware Database

Software Layer

Platform Appliance/server

FS, OS

Hardware Layer

Processor BIOS

Persistent Memory solutions

FS, OS

Middleware Database

Software Layer

Today

Hardware

Cache Management
Groundbreaking Intelligent Caching Technology
Now Ready to Deploy

- Just in last 5 years, many firsts demonstrated
- **Examples**
  - Online efficiency prediction *(CachePhysics, Coho, Google)*
  - Online non-disruptive cache tuning *(MIT, CachePhysics)*
  - Continuously self-optimizing cache algorithms *(MIT)*
  - Cache-Enabled QoS (latency guarantees) *(FIU, CachePhysics)*
  - Multi-tier QoS *(CachePhysics)*

- **Opportunity**
  - Hardware software partnership for unprecedented self-tuning, cost-performance-QoS aware systems
Emerging NVM Interfaces

Wendy Elsasser
arm
Incorporating NVM into your system
Numerous attachment points; varied media characteristics

- NVDIMM
- Storage
- SoC (Processor)
- NVMe
- DDRx
- DRAM DIMM
- NVDIMM-P
- NVM

Emerging NVM Gen-Z, CCIx, OpenCAPI

High capacity, scalable, multi-host accessible*
Low latency, moderately high capacity
Directly addressed
Large capacity and/or persistent memory

Fast storage, SSD caching
Addressed as fast IO
Managing NVM as main memory

**Higher latency, lower bandwidth**
- Additional buffering required

**Lower Endurance**
- Requires wear-leveling, ECC
- Processor architecture techniques could also reduce number of writes

**Non-volatility**
- Security concerns (even if persistency is not required)

**Larger capacity**
- Stresses translation

**Variable latency and tail distribution**
- Requires non-deterministic, agnostic protocol
Protocol requirements (read cmds)
Managing NVM Characteristics with NVDIMM-P

- Agnostic, non-deterministic protocol
  - Support various high capacity technologies
  - Optimal media management on the DIMM including light FTL like services

- Longer read latency
  - Buffer read commands
  - Support out of order completion
  - Unique read ID per command, returned with data response
  - Caching could be incorporated to manage longer latency media

NVDIMM-P resides and shares same channel as DDR
Protocol requirements (write cmds)

Managing NVM Characteristics with NVDIMM-P

- Longer write latency
  - Write data buffered
  - Flow control ensures buffers don’t overflow
  - Write credits returned in meta-data of read and status read commands

- Explicit write response is only required for persistent operations
  - Not required for normal writes
  - No need for write IDs

*Meta-Data consists of {Channel ECC, Poison, …}
What about persistence?

Managing ordering requirements

- Persistent memory requires strict ordering
  - Data persisted without going through the SW stack
  - Known state is required to recover from power failures without corrupting data

- The interface must manage a point-of-persistency (PoP)
  - Host processor must know when PoP is achieved
  - Could be per cache line eviction, software barrier, epoch
Persistent support on the interface

Multiple ways to handle persistence
1. Battery, super-cap backed DIMM
2. Explicit write persistent command – Persist per write group ID
3. FLUSH command – FLUSH all or per write group ID
Where do we go from here?

• Emerging NVM is creating opportunities to redefine the memory sub-system
  • Transformative capacity
  • Directly addressable persistent memory

• JEDEC is actively defining NVDIMM-P protocols as one key attachment point
  • Key items have been balloted to enable IP development
  • Will continue to flush out details to finalize v1.0 specification (early 2018 projected)
  • Become more active in JEDEC for more details and to help steer the future!
Thank You!
Persistent Memory

Connectivity & Performance
Tom Friend, Toshiba Memory America
Wanted: high speed bus for long term relationship with persistent memory. Must be able to respond quickly, carry large loads and work in a flexible manner. You will be judged by how many different vendors you can talk to. Extra points given for great feedback to those around you and for keeping secrets.
Current memory I/O - DDR

- DDR is perfect for DRAM
- Synchronous design, works for predictable latency devices
- CPU memory controllers designed for DDR
What PM needs

• Variable timing
• Sideband management channel
• Low latency, high bandwidth protocol
JEDEC is working on it

- DDR-5 might be “it”

- Let’s make it work for DRAM first
NVM Architecture

Bus

DRAM

Controller

NAND / SCM

Data

Controls

Size matters
<table>
<thead>
<tr>
<th>Interface</th>
<th>Notes</th>
<th>Speed</th>
<th>When</th>
<th>Suitable</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR4</td>
<td>Available today</td>
<td>25.6GBs</td>
<td>Now</td>
<td></td>
</tr>
<tr>
<td>HBM2</td>
<td>Faster DDR</td>
<td>256GBs</td>
<td>2016</td>
<td>😞</td>
</tr>
<tr>
<td>HBM3</td>
<td>Really fast DDR</td>
<td>512GBs</td>
<td>2020?</td>
<td>😞</td>
</tr>
<tr>
<td>PCIe 3.0</td>
<td>Readily available</td>
<td>16GBs</td>
<td>2010</td>
<td>😊</td>
</tr>
<tr>
<td>PCIe 4.0</td>
<td>Soon</td>
<td>32GBs</td>
<td>2017?</td>
<td>😊</td>
</tr>
<tr>
<td>PCIe 5.0</td>
<td>Next generation</td>
<td>64GBs</td>
<td>2020?</td>
<td>😊</td>
</tr>
<tr>
<td>OpenCAPI</td>
<td>POWER9 CPUs</td>
<td>50GBs</td>
<td>2018?</td>
<td>😊</td>
</tr>
<tr>
<td>Gen-Z</td>
<td>Storage Class Memory</td>
<td>112GBs</td>
<td>2019?</td>
<td>😊</td>
</tr>
<tr>
<td>CCIX</td>
<td>Cache coherent</td>
<td>50GBs</td>
<td>2018?</td>
<td>😊</td>
</tr>
<tr>
<td>Fabrics</td>
<td>Disaggregated access via network</td>
<td>10GB</td>
<td>2016</td>
<td>😊</td>
</tr>
</tbody>
</table>
Persistent Memory

Security considerations

Cyril Guyot, Western Digital
Security Threats

• Unauthenticated access to data at rest

• Application isolation
Common threats: Storage/Persistent Memory

- Security of data at rest (block ciphers for confidentiality and pseudo-integrity: AES-XTS, others?…)
- Authentication (configuration/locking/unlocking)
- Storage security standardization well covered
- TCG Storage Workgroup (Opal SSC etc…)

Flash Memory Summit 2017
Santa Clara, CA
Storage vs Persistent Memory

- **Security**: How does persistent memory differ from storage? What are the drivers?

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Storage</th>
<th>Persistent memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Latency</td>
<td>ms / us</td>
<td>us / ns</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>MB/s / GB/s</td>
<td>GB/s / xxGB/s / xxxGB/s</td>
</tr>
<tr>
<td>Access granularity</td>
<td>Sectors: 512B / 4KiB</td>
<td>Cache lines (64B), atomic instructions (down to 1B)</td>
</tr>
<tr>
<td>Interface semantics</td>
<td>More rich and more flexible</td>
<td>Less rich and less flexible</td>
</tr>
</tbody>
</table>
What PM needs for security

- Low-latency/high-bandwidth confidentiality and integrity
- Fast power-cycle data erasure (DRAM emulation)
- Side-channel resilience (Rowhammer)
- Denial of service resilience (Endurance exhaustion)
- Fine-grained access control
TCG/JEDEC/SNIA working on it

- TCG Persistent memory workgroup: defining interfaces and properties
- Please contribute!
JEDEC Membership

- Become a JEDEC member & join with other industry leaders to set the direction for NVDIMM and persistent memory standards

- Special new member company discount: 50% off annual dues for the first year of membership*

- Stop by the JEDEC booth to learn more! #803

*Discount available only to companies who have never been a JEDEC member.
QUESTIONS