





Power-Efficient LDPC Technology for High Performance SSDs

Jiangli Zhu
Principal Engineer
VIA Technologies, Inc.
JiangliZhu@viatech.com

- Power Consumption is a big concern for employing LDPC engines in SSD
- LDPC Power can be efficient
 - Algorithm
 - Architecture and Implementation
 - Backend P&R


SSD: Overview




- HD: Hard-Decision
- SD: Soft-Decision

- EDA Environment
 - NetList + PrimePower
- Real Silicon (With the entire SoC Chip)
 - $\text{Power} = I * V$
- Cross-Check
 - Silicon ↔ ASIC Simulation

Power vs Decoding Iteration




Power vs LDPC Parity Input BER: EOL




- Same Setting for LDPC and BCH
 - ECC Feature
 - Code Length
 - Parity: Configurable to support 2D/3D NANDs
 - Max ECC Correction Capability
 - Implementation:
 - ASIC Process
 - Throughput: $\text{Freq} * (\text{Bits/Cycle})$

LDPC HD-DEC vs BCH DEC

Input BER: EOL




LDPC HD-DEC vs BCH DEC



Real Silicon Measurement: Power and Throughput vs Input BER

System-Level Test on Real Silicon



- SD-DEC Power
 - Grow with Iteration# / Input BER
 - Grow with Parity
- Compare with HD-DEC,
 - When decoding, power is higher
 - SD-DEC frequency <1%
=> Average power consumption is low


LDPC SD-DEC: Peak Power

ECC Wrapper	Power	Busy / Idle
HD-DEC	1	100% Busy
SD-DEC	165%	100% Busy


ENC Wrapper: LDPC vs BCH

ECC Wrapper	Area	Throughput with Parity
BCH-Wrapper	1	1.6 GB/s
LDPC-Wrapper	192%	1.6 GB/s


Power vs ECC Configuration




- Routing Congestion



DEC



ENC



MCU

- LDPC HD-DEC:
 - Grow with Input BER.
 - When applied to 3D-TLC, about the same power as BCH.
- LDPC SD-DEC:
 - Peak power is high, but average is not a concern.
- LDPC ENC:
 - Though LDPC requires more area, its power consumption is much lower.
- VIA LDPC+ Solution employs power efficient architecture for high performance SSDs.

VIA Technologies @ Flash Memory Summit

Time

Presentation

Forum E-22
Wed, Aug. 9
3:20 ~ 5:45pm

Power Efficient LDPC
Technology for High
Performance SSDs

Forum M-22
Wed, Aug. 9
3:20 ~ 5:45pm

A Novel On-The-Fly NAND
Flash Read Channel
Parameter Estimation and
Optimization

