



Improving the Design of DRAM-Less PCIe SSD

Session 101-A: Consumer Applications

PHISON's presentation contains forward-looking statements subject to significant risks and uncertainties. Actual results may differ materially from those contained in the forward-looking statements. Information as to those factors that could cause actual results to vary can be found in PHISON's annual reports and other documents filed from time-to-time with the TWSE. Except as required by law, we undertake no obligation to update any forward-looking statement, whether as a result of new information, future events, or otherwise.

Flash Memory Summit 2017 Santa Clara, CA PHISON Electronics Corp. Sean Yang Account Manager / Consumer SSD seankh_yang@phison.com

1



Santa Clara, CA

Source: DRAMeXchange, 2017





- Flash Memory Summit
- Since NVMe Protocol v1.2 (Optional)
- Allow the Host driver to allocate system memory for the SSD's exclusive utilization
- Quick Notes

 $\checkmark {\sf Enabled}$ / Disabled by Host

✓Preserve / Reassign buffer after Runtime D3 or any other events requiring Host to reclaim the assigned buffer

✓ Device is allowed to specify minimum and allowable buffer size

✓ Controller has to ensure there is no data loss or data corruption in the event of a surprise removal Flash Memory Summit 2017 Santa Clara, CA



Sequential Pattern



HMB does NOT improve performance on Seq. Pattern significantly



Random Pattern (Read)





Random Pattern (Write, Burst)



Santa Clara, CA

Flash Memory Summit

Random Performance vs. HMB Size



Flash Memory Summit 2017 Santa Clara, CA





Data Integrity for HMB Support

- Can we 100% trust the contents in HMB?
 - Ideally, YES; Practically, Be Careful
 - NVMe v1.2

The controller shall ensure that there is no data loss or data corruption in the event of a surprise removal while the Host Memory Buffer feature is being utilized.



- ✓ Surprise Removal
- ✓ Unexpected Host Events
- ✓ Data Transmission Errors









Santa Clara, CA



- HMB is a key feature to increase the performance as well as the market share of DRAM-L SSD in PCIe SSD product line
- DRAM-L SSD supporting HMB is suggested to be able to accommodate with different RAM sizes shared by host
- Flash Translation Table Management is the key of DRAM-L SSD performance, especially with HMB support
- E2EDPP is suggested to extend for covering HMB data path



Brand New PCIe SSD Solution

- PCIe Gen3 x2
- NVMe / AHCI
- DRAM-L
- StrongECC[™]

- SmartECC[™]
- OPAL 2.0
- Low Power Management
- Host Memory Buffer
 Flexible Flash Support
 - Seq. R/W: 1600/1100 (MB/s)



Visit PHISON at Booth #614







Thank You!