An FPGA Based Enterprise SSD Reference Design

Amit Saxena, VP, Engineering

“The IP enabled solutions provider”

AGENDA

- FPGA Based Enterprise SSDC
- Design Challenges
- Configurable IP Components
- Mobiveil SSDC Reference Design
- Summary





FPGA Based NVMe Enterprise SSDC Reference Design

NVMe Based Enterprise SSDC



Design Challenges

- Reference Design should be flexible to support different hardware configurations
- Reference Design should be able to handle various target technologies
  - It should be able to handle performance targets across technologies
- Reference Design should allow customization for individual implementations
- Reference Design should provide hooks for Statistics gathering, Error recovery, Reclaim and other value added Enterprise SSD functions

Feature Configurability



GO Agenda

Implementation Challenges



GO Agenda

- FPGA Based Enterprise SSDC
- Design Challenges
- Configurable IP Components
- Mobiveil SSDC Reference Design
- Summary

Configurable NVMe Based SSDC



GO Agenda

Configurable IP Components

UnH Certified NVM Express Controller *IP* (UNEX)

NVM Express (UNEX) Controller

- ✓ Highly Configurable
- ✓ Technology Independent

UNH Certified



PCI Express Controller (GPEX)

PCI Express (GPEX)



PCI EXPRESS™

Gen1, Gen2 & Gen3
Endpoint
Root Complex
Dual mode
Switch port
Switch
OCB Solution

x1 to x32
180nm to 28nm

PCIe-AMBA Bridge



DDR3/4 Memory Controller

DDR3/4 Controller Requirements

- Compliant with AXI4
- Compliant with DFI 3.1 Interface
- Supports QoS through various arbitration schemes
- Configurable and programmable address mapping
- Supports up to 4 ranks
- Supports following BC Clock to PHY Clock ratio
  - 1:1 (Full-rate Mode)
  - 1:2 (Half-rate Mode)
  - 1:4 (Quarter rate Mode)
- Supports Burst Length 4, 8, 16
- Supports Active/Precharge Power down
- Supports software and hardware driven Self Refresh entry and exit
- Supports Auto-refresh and per-bank refresh
- Supports ECC Checking and Correction (optional)
- Supports automated memory initialization
- Supports ZQ Calibration

DDR3/4 Memory Controller

- ✓ Highly Configurable
- ✓ Technology Independent



Enterprise Flash Controller

Enterprise Flash Controller



- ✓ Highly Configurable
- ✓ Technology Independent

Flash Memory SUMMIT

- ✓ **Highly Configurable**
- ✓ **Technology Independent**

Enterprise Flash Controller Requirements

- **Hardware Command Accelerator**
  - FTL in Hardware
  - Manages all Flash Translation Tables
  - Provides Interface to Device FW for Reclaim, Flash endurance Error Logging and other diagnostic feature implementation
- **Flash Interface and Media Access**
  - Temporal Sequencing of Read/Write Commands to obtain maximum performance
  - Striping and De-striping of data between multiple flash channels (Scatter/Gather).
  - Computation and Checking of Raid Parity
  - Manage the Usage Pools of data (like Hot/Cold Data)
  - Implements ECC
  - Implements Encryption/Decryption
  - Implements Compression/Decompression

Enterprise Flash Controller Requirements

- **Host Interface**
  - Interfaces with NVMe controller Datapath
- **Flash Controller**
  - Implements Flash Interface State Machine

NVMe Based Enterprise SSDC



Functions & Configurability

- Highest Performance SSD Reference Design with TLC NAND Technology
- UNEX (Universal NVM Express controller) compliant to NVMe 1.2 specifications
- Up to 16 channels of NAND flash array
- Offers up to 4TB Capacity
- Available as M.2/3.5inch form factor drive or PCIe Add-in card form factor (Half-height and Half-length)
- Rigorous Qualification and JEDEC JESD218A compatibility testing ensures high reliability

The Mobiveil Team

- **Leadership**
  - Management with 25+ years experience in Semiconductor/Silicon IP/Systems software
  - Previously founded GDA Technologies, Inc and grew to strong IP and Services group , 500+ engineers strong

Key differentiators

Developed several highly configurable key high speed IP blocks in the last 10+ years (PCI Express, Hyper Transport, Serial RapidIO, SPI4.2, DDR4/3, NVMe and Enterprise Flash Controllers)

Locations

Headquarters in Milpitas, CA
India design centers: Chennai & Bangalore
Sales: Offices/Reps worldwide

GO Agenda

Mobiveil IP Advantages



Market leading & most exhaustively proven cores in the market: *Industry leaders are using these cores*

Consortium Participation : *RIO – Member, PCISIG – Member, HMC - Member*

Superior Technical Solution: *Most Feature rich IP, Complete Customization and delivery Solution*

Support: *Clear IP Focus & Worldwide Support*

3rd Party Partnerships for complete Solution: *(Verification and PHY IPs)*



Standard Body Certified Cores: *All Mobiveil IPs are validated and certified: PCI Plug fest, UNH, RTA*

Thank you.



www.mobiveil.com | amit@mobiveil.com

MILPITAS : 920, Hillview Court, Suite 250, Milpitas, CA 95035
Ph: 408-791-2977 | Fax: 408-457-0406

INDIA: EMM YES PARK, 3rd Floor, #69 (Old #137), Jawaharlal Nehru Road,
Ekkattuthangal, Chennai 600032, Ph: +91-44-4208 6803, +91-44-4208 6804

2984, 2nd Floor, 12th Main Road, HAL 2nd Stage, Indira Nagar,
Bangalore 560008, Ph: +91-80-42087666

mobiveil
Investors in *Innovation*™