



# Fine-tuning the Flash Engine

## Flash on the Memory Bus Panel

Rakesh Cheerla, SMART Modular Technologies

# Comparison of Memory Technologies

 Next Gen Memory



**Next Gen Memory must fill the DRAM & Flash latency gap**

# Working with Flash

High Latency, Low BW		4K Pages	Block Erase
100µs read 1.5ms write	1/10X DIMM BW	Byte vs. 4K Page	Erase: 5ms Latency (Worst): 100ms
<p><b>Simplify Design</b></p> <ol style="list-style-type: none"> <li>1. Remove SATA/PCIe/NVMe</li> <li>2. Append Writes</li> </ol> <p><b>Improve DRAM hit rate</b></p> <ol style="list-style-type: none"> <li>1. Flash aware data layout</li> <li>2. Application aware prefetching</li> </ol> <p><b>Increase Parallelism</b></p> <p><b>Application Acceleration</b></p> <div style="display: flex; justify-content: space-around;"> <div style="border: 2px solid purple; border-radius: 50%; padding: 10px; background-color: white;">Lookups</div> <div style="border: 2px solid purple; border-radius: 50%; padding: 10px; background-color: white;">Transactions</div> <div style="border: 2px solid purple; border-radius: 50%; padding: 10px; background-color: white;">Pointer References</div> </div>		<p><b>Better Caching</b></p> <ol style="list-style-type: none"> <li>1. Large RW cache</li> <li>2. Write Merging &amp; Data Forwarding</li> </ol> <p><b>Write less to flash</b></p> <ol style="list-style-type: none"> <li>1. Late Writeback</li> <li>2. Compress / Dedupe</li> </ol>	<p><b>Erase optimization</b></p> <p><b>Cache erased page</b></p>
		<p><b>Alternatives</b></p> <ol style="list-style-type: none"> <li>1. Memory Mapped PCIe M.2 Cards</li> <li>2. Intel Xeon + FPGA Socket ?</li> </ol>	

**Architect around flash limitations for high performance DIMM bus**



# Flash Memory Summit **Summary**

- Seamless transition to Next-Gen Memory
- Innovate to mitigate flash challenges
- Think Applications!