



Session 302-D: Future of Phase Change Memory

Mike Strickland
Computer and Storage
Product Line Manager
Altera Corp.
mstrickl@altera.com



Agenda

- Current State
- Value Proposition
- Technology Ramp Model
- Adoption Barriers

Phase Change Memory (PCM) Overview

	DRAM	PCM	NAND Flash
Read energy	0.8 J/GB	1 J/GB	1.5 J/GB [28]
Write energy	1.2 J/GB	6 J/GB	17.5 J/GB [28]
Idle power	~100 mW/GB	~1 mW/GB	1–10 mW/GB
Endurance	∞	$10^6 - 10^8$	$10^4 - 10^5$
Page size	64B	64B	4KB
Page read latency	20-50ns	~ 50ns	~ 25 μ s
Page write latency	20-50ns	~ 1 μ s	~ 500 μ s
Write bandwidth	~GB/s per die	50-100 MB/s per die	5-40 MB/s per die
Erase latency	N/A	N/A	~ 2 ms
Density	1 \times	2 – 4 \times	4 \times

Source: Chen, Gibbons, Nath, CIDR '11, Intel, Microsoft

- Read latency close to DRAM and NOR flash
- Write latency 10X+ worse than DRAM
 - But 100X+ better than NAND flash
- 100X+ better endurance than NAND
- Low idle power vs. DRAM
- Lower power than NOR on writes
- Can change each bit independently w/o block erase

Value Proposition

- Lower Idle Power: for mobile
- Stable production option for:
 - Hybrid Enterprise Flash Cache Controller
 - System Memory Hierarchy
 - Flash Cache Endurance for Enterprise:
 - Better endurance for high IOPS environments
 - MLC NAND endurance getting worse in new process geometries




Hybrid Enterprise Flash Cache Controller

PCM and NAND

- PCM for Metadata/logs
 - Block table
 - Partial writes
 - Garbage collection
 - Hot data tagging
- PCM for RAID parity
 - Fast
 - Less ECC
 - Better endurance
- PCM write thru/write back cache


System Memory Hierarchy



Source: Chen, Gibbons, Nath, CIDR '11, Intel, Microsoft

- O/S is DRAM aware: (b)
 - Also “storage class memory”
 - Application written to take advantage of it
- DRAM cache hidden: (c)
- MRAM, RRAM competition in future
 - Lower write latency


- Today: mobile
 - Micron in production
 - Also MCP with
 - LPDDR2 and PCM
- Shorter term:
 - Enterprise design prototyping
 - Hybrid enterprise flash cache controllers
 - High transaction rate enterprise flash cache



Micron 128Mb PCM devices: 1M writes

Adoption Barriers

- Fast innovation
 - Hybrid controller algorithms
 - What is hot, what goes where
 - Partial writes, write thru, ...
- Uncertain forecast
 - MRAM, RRAM
 - Competitive latency, cost, ...
 - End Market size
- Need fast TTM
- Differentiation
 - Dedupe, hybrid algorithms, etc.
- High ASIC dev. costs
 - Increasing technology gap
 - vs. FPGA
 - 8G SerDes PHY
 - Usually on 40 nm
 - PCIe Gen3, 12G SAS



PLDs Outstripping Traditional ASICs in Technology and Total Cost of Ownership



Thank You