


Beyond ECC - Memory Signal Processing (MSP™)

Flash Memory Summit
August 19th, 2010

About Anobit


- Founded in 2006
- Based in Israel
- Subsidiaries in the US and Korea
- 130 Employees

NAND Flash Evolution




Source: Morgan Stanley Research

NAND Flash Evolution




NAND Flash Evolution



MSP™ – Memory Signal Processing

Over 60 patent applications



Error Reduction


- Compensates for process and array impairments
Cross coupling, Read disturbs, Program disturbs, Data retention impairments, Endurance impairments

Error Correction


- Advanced ECC with improved error correction capabilities

Benchmarking: MSP vs. 48b/1KB ECC

Cycling each block to unique P/E cycles




Program image to each block




Baking to 1yr JEDEC procedure



Read with ECC



Read with MSP



Cycle 0

ECC 48bit per 1KB

anobit



MSP Technology



<1e-15

<1e-15

Cycle 280

ECC 48bit per 1KB

anobit



MSP Technology



<1e-15

<1e-15

Cycle 660

ECC 48bit per 1KB

anobit



MSP Technology



4.00e-03

<1e-15

Cycle 4534

ECC 48bit per 1KB

anobit



MSP Technology



1.00e-01

<1e-15

Cycle 4544

ECC 48bit per 1KB

anobit



MSP Technology



1.00e-01

<1e-15

Genesis I enterprise SSD

- Drive Endurance:
 - 10X Drive Cycles / day; 356 days/year; 5 years
 - Fully random, non-compressible data
- Equivalent to 50K P/E NAND cycles



Thank you