



The Efficient LDPC DSP System for SSD

Jeff Yang Principle Engineer Silicon Motion

Flash Memory Summit 2013 Santa Clara, CA

© Copyright Silicon Motion, Inc., 2013. All Rights Reserved.



- Error recovery flow
- LDPC design for NAND flash.
- High efficient Data-retention recovery.
- High efficient LDPC operation on embedded TLC.
- LDPC performance on real controller.
- Configurable ECC engine.





Hard decoding

Moving Read (Using read-retry table)

Soft-decoding (Iterative decoding)

Noise Cancellation

RAID protection (addition parity)

DISK Rescue


High complexity Strong correction capability Lower trigger rate



High efficiency



- The occurrence rate of noise in non-Gaussian part raises as the endurance-cycle increases.
- If a trapping set occurs in the non-Gaussian part, the error floor turns much worse beyond our imagination.
- Trapping Set Types







- Error floor
 - RBER decrease
 - UBER cannot become lower



- Minimize trapping sets happen rate
- Escape from the trapping set (under iterative decoding)
- Concatenate with BCH coding is not the best way.
 - It consumes the capability of hard-decoding.
 - Lower column weight may help gain a better waterfall region, but it leads the error floor to become worse.

UBER

1e-14

1e-3

BCH

(hard-decode)

LDPC

(soft-decode)

1e-1 _{RBER}

SiliconMotion

Flash Memory Summit 2013 Santa Clara, CA 1e-2



RBER vs. UBER Number of AWGN RBER=1% ECC Chunk 1.0E+00 1.E+051.0E-02 →-1KBhard 1.0E-04 1.E+04 1.0E-06 → 1KB-1.E+03 soft 1.0E-08 1.0E-10 1.E+02 1.0E-12 1.E+01 1.0E-14 1.0E-16 1.E+00 1.E-03 1.E-02 1.E-01 RBER Error bit number

- AWGN RBER = 1e-2, UBER < 1e-15

Soft-decoding can cover > 120-bit error


SiliconMotion

 The requirement (RBER = 1e-2) is similar to 120-bit error protection for TLC.

Flash Memory Summit 2013 Santa Clara, CA

UBER

© Copyright Silicon Motion, Inc., 2013. All Rights Reserved.



Vth will shift down after several hours baking Mean value shift down, variance increase


Traditional Method

- When the host reads data, apply the complicated decoding.

New Method


 Use DSP methodology to keep small variance in hard-decoding region, when the host want to read this data.

Flash Memory Summit 2013 Santa Clara, CA







Superior Retention DSP on TLC



ash Memory Traditional TLC Flash Operation




• SLC block Error-bit vs. Endurance



Flash Memory Summit 2013 Santa Clara, CA

© Copyright Silicon Motion, Inc., 2013. All Rights Reserved.






- Copying data from SLC to TLC is often used in flash operation.
- Copying data with checking latency
 - Data transfer time (2) + ECC decoding latency + Data transfer time (3)
- The system designer will need a LDPC engine with higher tolerance.




- Foggy and Fine Programming in TLC Flash
 - The immigrant error bits from SLC to TLC are the strong errors or highly reliable errors (HRE) in soft-decoding process..
 - The error floor will dominate the system reliability after longterm data retention.



TLC-LDPC Strong-Error simulation

Flash Memory Summit 2013 Santa Clara, CA



- SM3263 UFD Controller (110nm Process)
- Test Environment
 - CPU: Intel core-I5
 - USB host: Ivy bridge
 - OS: Win8
 - 1xnm TLC 2-way

LDPC Power Consumption

- 10~20-bit error (hard): 28mA
- 20~40-bit error (hard): 42mA
- 40~68-bit error (hard): 70mA
- 68-bit error (soft):
 30mA



Configurable BCH Engine

- Protect 1 to 72 bits: 1-bit protection mode, 2 ~ 72-bit protection mode
- Run-time configuration

Configurable LDPC Engine

• Support 1KB data with different parity lengths: From 120Bytes to 68Bytes with 4Bytes step size.

Benefits of Configurable ECC Engine One single controller is able to support all kinds of flash types for flash vendors. Dynamic protection levels.

Flash Memory Summit 2013 Santa Clara, CA

© Copyright Silicon Motion, Inc., 2013. All Rights Reserved.



- The major concerns in TLC based SSD
 - Reliability.
 - Power.
- SMI provides very efficient LDPC decoder for TLC based SSD
 - The power increase slightly.
 - Correction capability increases 3 times comparing to BCH.
 - Adaptive Vth-tracking with joint Hard/soft decoding to improve the latency.
 - SLC to TLC direct-copy.
 - Good user experience, higher reliability.





THANK YOU! Q & A

Disclaimer Notice

Although efforts were made to verify the completeness and accuracy of the information contained in this presentation, it is provided "as is" as of the date of this document and always subject to change.

Flash Memory Summit 2013 Santa Clara, CA



© Copyright Silicon Motion, Inc., 2013. All Rights Reserved.