



Flash Memory for Buffer Caches

Emulating Memory Hierarchies Using a Modified Linux Kernel


John C. Koob, Duncan G. Elliott, Bruce F. Cockburn University of Alberta, Edmonton, Canada




- Introduction
- Motivation
- Background
- Extended Memory Hierarchies
- Experimental Platform
- Emulation Results
- Conclusions




- Computer memory is hierarchical
 Exploit locality of reference in code
- Upper levels: Small, fast, pricey
- Lower levels: Large, slow, cheap
- A well-designed hierarchy:
 - A large, fast, economical memory











Flash Memory Summit 2011 Santa Clara, CA











Hierarchy Level	Typical Technology	Access Time (ns)	Typical Size (MB)
Registers	SRAM	0.25	0.0005
Caches	SRAM	1.0	< 16
Main Mem.	DRAM	10-100	< 64,000
Extra Level	?	?	?
Disk	Magnetic	10,000,000	1,000,000




Memory		Cell	Byte	Non-
Technology	Area (F ²)	Endur.	Addr	Volatile
DRAM	6-10	10 ¹⁵	Yes	No
MLDRAM	6-10*	10¹⁵	Yes	Νο
MRAM	6-20	10 ¹⁵	Yes	Yes
FRAM	15-34	10¹⁵	Yes	Yes
PRAM	6-12*	10 ⁷	Yes	Yes
NOR Flash	10*	10 ⁵	Reads	Yes
NAND Flash	5*	10 ⁵	No	Yes

* Products with MLC increases effective density

Sources: Tabrizi, Non-volatile STT-RAM, Flash Memory Summit, 2009. Jung, FRASH: Storage Class Memory, Trans. Storage, 2010.





Approximate Access Latency (4-GHz CPU Cycles)



Conventional computer memory and storage



Non-volatile technology in new role



Non-volatile technology in new role

Emerging technology (limited production)



- Compatibility with disk is convenient
 - Hybrid drives and SSDs are backward compatible
 - Usually transparent to OS
- Performance loss due to compatible design
 - Loss at interfaces between subsystems*
 - OS still optimized for slow disk devices
- IDEA: Get the most out of flash
 - Move flash from I/O bus to memory bus
 - Optimize OS for existence of flash

*Source: Jacob, *Memory Systems: Cache, DRAM, Disk*, 2008



Linux is carefully optimized

Extend existing data structures

Do not degrade performance

Organized into 4-KB pages

Filled with page cache evictions

Avoid disk I/O on page cache miss

Similar to L2ARC from Solaris 10

Minimize impact on OS

Extended Buffer Cache

Low–Impact Hierarchy

Main Memory **Buffer Cache** Read Add Extended Buffer Cache Read Write Disk



Flash Memory Emulation Platform

- Modify Linux 2.6.32 operating system kernel
- Reserve a portion of DRAM to emulate flash
- Use tunable slowdown factors to model flash access
- Accurate measurements possible in instrumented kernel


Test System Specifications

- System Sun Fire X2200 M2 server
- Processors Two Dual-Core Opterons 2.6 GHz
- Page Cache Shared among cores
- Memory
- Hard Disk
- 32 GB DDR2 SDRAM
- 500 GB SATA




- Postmark file system benchmark
 - Performs random file I/O on a set of files
 - Targeted working set of approximately 6 GB
- Configuration of *Postmark 1.5*
 - Number of files created: 10,000
 - Number of transactions: 50,000
 - File sizes: 400,000B 800,000B
 - Favor create over delete
 - Favor read over append

Flash Memory Unmodified Kernel - Postmark




Flash Memory Emulation - Postmark Read Rate




Flash Memory Summit 2011 Santa Clara, CA

Flash Memory Emulation - Postmark Write Rate




Flash Memory Summit 2011 Santa Clara, CA


Flash Memory Emulation - Postmark Read Rate



Flash Memory Emulation - Postmark Write Rate










Single experiment run with a series of five Postmark processes





- An emulator to evaluate extended hierarchies
 - Avoid unnecessary performance losses
 - Optimize subsystem interfaces
 - Identify performance impacts (e.g. read-ahead)
 - Measure performance gains
 - OS aware of extended hierarchy
- New market opportunities
 - Integrate flash with OS memory management
 - Compatible with other emerging technologies

Updates to Results: http://www.ece.ualberta.ca/~jkoob/research/research.html



- Koob, et al., "An Empirical Evaluation of Semiconductor File Memory as a Disk Cache", WMPI 2006.
- Hennessy & Patterson, Computer Architecture, 2003.
- Hennessy & Patterson, *Computer Architecture*, 2006.
- Jacob, Memory Systems: Cache, DRAM, Disk, 2008.
- Jung, "FRASH: Storage Class Memory", Trans. Storage, 2010.
- Tabrizi, "Non-volatile STT-RAM", Flash Memory Summit, 2009.